

WAFER SCALE STRUCTURE FOR PROGRAMMABLE LOGIC

Publication number: JP7066718

Publication date: 1995-03-10

Inventor: GUREGORII ESU SUNAIDAA

Applicant: HEWLETT PACKARD CO

Classification:




- international: **H01L21/82; H01L27/02; H03K19/177; H01L21/70; H01L27/02; H03K19/177; (IPC1-7): H03K19/177; H01L21/82**

- European: **H01L27/02B2; H03K19/177B**

Application number: JP19940188816 19940719

Priority number(s): US19930094294 19930719

Also published as:


 **US5519629 (A1)**
 **GB2280293 (A)**
 **DE4425552 (A1)**

Report a data error here

Abstract of JP7066718

PURPOSE: To provide an FPLA improving adaptivity to the integration of wafer scale.

CONSTITUTION: Concerning logic and routing cells for constructing a programmable gate array, this gate array is constituted by arranged logic and routing cell units on the surface of wafer in the form of tile. This logic and routing cell is provided with both logic cells 12-19 and routing circuits 20-27 and by connecting the logic cells to all the levels of hierarchical routing system, the connection among various logic cells is achieved.



Data supplied from the **esp@cenet** database - Worldwide